CIFRE PhD position with STMicroelectronics

Subject : Study and demonstration of highly-integrated FDSOI CMOS digital transmitters for emerging 802.11ah IoT standards

The emerging Internet of Things (IoT) communication markets demand wireless networking standards that operate in the sub-1 GHz spectrum, providing long-range and low-power operation, such as 802.11ah and 802.11af. In the collaborative works ST-IEMN, digital transmitters has been recently targeted to replace traditional RF architectures, due to their high configurability, efficiency and integration. This thesis subject proposes to demonstrate entirely digital transmitter architectures to efficiently target sub-1 GHz communication systems. The proposed works will leverage the use of UTBB FDSOI unique features, aiming state-of-the-art performance.

 Advanced CMOS technologies offer very nice switches that can enable wideband and highly-integrated digital transmitters relying on timing rather than voltage levels. Features of the 28nm FDSOI technology also provide an additional design space to introduce configurability in digital transmitters, providing a good opportunity to address the bandwidth and carrier frequency configurability demands. This work will follow up on previous PhD works on digital transmitters in the ST-IEMN common lab. Potential solutions to be investigated include time-interleaved delta-sigma modulation, FIR-DACs, switched capacitor amplifier and digital RF pulse position and width modulation.

Please contact antoine.frappe@yncrea.fr for more details

Link to IEMN PhD thesis offers

 

Post-Doctoral Researcher

    IEMN  logo_CETHIL CSI Neel

Post-Doctoral Researcher

Object:

18 months Post-doctoral position in the frame of the ANR project TIPTOP – “Highly sensitive scanning probes for nanoscale thermal microscopy”

Position availability:

The starting date is as early as possible, and the call for candidates will be open until the position is filled.

Scientific context:

TIPTOP is a 4 year R&D collaborative project aiming at (i) developing a new resistive Scanning Thermal Microscopy (SThM) probe for nanoscale quantitative thermal measurement, (ii) demonstrating the capabilities of the new technique on application-oriented micro and nanostructured materials and systems, (iii) industrially developing an optimized technological French solution. To reach its objectives, the project consortium gathers three academic research laboratories with complementarity expertise in SThM, resistive nanothermometry, instrumentation, metrology and micro and nanofabrication, and one industrial partner strongly involved in the development and manufacturing of Scanning Probe Microscopy instruments.

Main responsibilities:

  • Design and modeling of active calibration devices for the SThM tips.
  • Fabrication & characterization of active calibration devices for the SThM tips
  • Thermal characterization of active calibration devices by means of other techniques than SThM
  • Report on the project progress and redact scientific publications.
  • Participate to the project implementation by means of meetings and missions at CETHIL (Lyon), Institut Néél (Grenoble) and CSI (Paris area).

Candidate skills:

The candidate must own a PhD in one of these fields Physics/ Micro-Nanotechnology/ Nano-thermal sciences.  A technological background (clean-room fabrication processes) will be necessary.

Rigorous, organized, data tractability, reporting, timeliness

Oral and written English, ability to report and publish

Autonomy, self-learning, trouble management, creativity

Motivation, technology enthusiast, curiosity

Relationship building, open minded, respect of rules and customs, team working

Administrative framework / Salary:

The candidate will be hired by CNRS.

The work is to take place mainly at IEMN in the Silicon Microelectronics group. Missions at CETHIL (Lyon), Institut Néél (Grenoble) and CSI (Paris area) are planned.

Salary/ Benefits :

2000€ net (to be confirmed)/ Health insurance / Paid vacations (8 weeks)

 

Contact:

Please send your resume, publication record and references by email to:

Jean-François Robillard, jean-francois.robillard@isen.fr

Associate Professor at IEMN/ISEN, Principal Investigator of the UPTEG project

http://microelecsi.iemn.univ-lille1.fr/

http://www.isen.fr/

Phone : +33 3 20 19 79 18

 

Post-Doctoral Researcher in silicon micro-nanofabrication technology

LOGO-ERC-short Yncrea_BM_ISEN-_horizontal-1 logo_iemn

Object:

18 months Post-doctoral position in the frame of the European Research Council project “Unconventional Principles of Thermoelectric Generation” (ERC StG n°338179) (6 months extension optional)

Position availability:

The starting date is as early as possible, and the call for candidates will be open until the position is filled.

Scientific context:

Societal, environmental and technological concerns raised by energy production stimulate research efforts toward reliable, safe and abundant energy sources. Thermoelectricity, the conversion of a heat flux into electric power, fulfils these criteria. However, its poor efficiency restrain its use to niche markets. Improving these performances requires obtaining materials properties such as: a large Seebeck coefficient, large electrical conductivity and a low thermal conductivity. It has recently been proved that an artificial nanoscale patterning, also known as phononic engineering, is able to dramatically decrease the lattice thermal conductivity in silicon membranes. Such artificial silicon structures are envisioned as alternative, efficient, thermoelectric materials. The UPTEG project aims at testing this opportunity by patterning, integrating and evaluating the thermoelectric properties of silicon patterned membranes.

Main responsibilities:

  • The researcher will design, fabricate and characterize micrometric suspended platforms aimed at testing the electrical, thermal, and thermoelectric properties of various silicon nanostructures.
  • Report on the project progress and redact scientific publications.
  • Participate to the knowledge transfer and trainings within the group.

Candidate skills:

The candidate must own a PhD in Physics/ Micro-Nanotechnology with a strong technological background. Clean-room fabrication processes such as implant, e-beam lithography, plasma etching, lift-off processes are necessary.

Rigorous, organized, data tractability, reporting, timeliness

Oral and written English, ability to report and publish

Autonomy, self-learning, trouble management, creativity

Motivation, technology enthusiast, curiosity

Relationship building, open minded, respect of rules and customs, team working

Administrative framework / Salary:

The candidate will be hired by ISEN | Yncréa Hauts-de France.

The work is to take place in the Silicon Microelectronics group at IEMN.

Salary/ Benefits : 2000€ net / Health insurance / Paid vacations (8 weeks)

 

Contact:

Please send your resume, publication record and references by email to:

Jean-François Robillard, jean-francois.robillard@isen.fr

Associate Professor at IEMN/ISEN, Principal Investigator of the UPTEG project

http://microelecsi.iemn.univ-lille1.fr/

http://www.isen.fr/

Phone : +33 3 20 19 79 18

 

PhD position in Electrical Engineering

PhD position opened for Sep / Oct 2016 in Integrated Circuit Design (in collaboration with STMicroelectronics)

Subject : High data-rate wireless communication systems using adaptive continuous-time digital signal processing in CMOS 28nm FDSOI

Job description :

IEMN is a joint research institute of CNRS, University of Lille, University of Valenciennes and ISEN School of Engineering. Its main activities are in micro and nanotechnologies, as well as microwave devices, circuits and applications. IEMN has more than 400 researchers and doctoral students and 1000m2 of clean room area. IEMN has several central measurement platforms.

The proposed position is in the frame of the Communication Systems research theme of the STMicroelectronics – IEMN Common Laboratory.

The subject proposes to investigate continuous-time digital signal processing techniques to overcome the challenges associated with integrated and configurable transceivers in a demanding context of ultra-low power and high data rate. These techniques, that require no clocks to operate, offer great advantages in energy efficiency, but are not well established because of the abrupt change of philosophy regarding sampled systems. The goal of the thesis is to propose an out of the box system and circuit solution enabled by the CMOS 28nm UTBB FDSOI unique features, with state-of-the-art performance. Application to 60GHz communication systems or any other high-data rate systems are envisioned.

The PhD work will span from the system-level architecture down to the transistor-level circuit design using Cadence and Mentor design tools. Circuit prototypes will be fabricated and tested to validate the developed concepts and demonstrate improved performance compared to traditional implementations. Publications in highly ranked conferences and journals are targeted.

Apply directly by e-mail at antoine.frappe@isen-lille.fr

 

 
Post navigation